Principal FPGA Design Engineer for High-Precision Timing Systems

European Tech Recruit โ€ข Netherlands
Visa Sponsorship Relocation
Apply
AI Summary

Lead the development of high-performance validation and testing platforms for precision timing products. Design and implement scalable FPGA solutions for internal hardware platforms. Collaborate with cross-functional teams to drive system-level requirements.

Key Highlights
Lead FPGA lifecycle
Drive system-level requirements
Provide technical leadership
Key Responsibilities
Architect and implement scalable FPGA solutions
Lead the full FPGA lifecycle
Drive system-level requirements
Develop reusable IP blocks
Provide technical leadership and mentorship
Technical Skills Required
Verilog VHDL ModelSim Vivado Python TCL Xilinx Intel/Altera PCIe DDR SERDES
Benefits & Perks
Visa sponsorship available
Relocation package provided

Job Description


Principal FPGA Design Engineer โ€” High-Precision Timing Systems


We are currently partnered with a global leader in MEMS timing solutions, currently shipping billions of devices across networking, mobile, and automotive sectors. The team is looking for a Principal FPGA Design Engineer to lead the development of high-performance validation and testing platforms for precision timing products.


This is a permanent position based in Delft, The Netherlands. (Visa Sponsorship available)


Key Responsibilities:

  • Architect and implement scalable FPGA solutions for internal hardware platforms used in MEMS product validation.
  • Lead the full FPGA lifecycle: architecture, RTL design, simulation, synthesis, timing closure, and hardware bring-up.
  • Drive system-level requirements and collaborate cross-functionally with CMOS, MEMS, and Test Engineering teams.
  • Develop reusable IP blocks and maintain a modular, maintainable FPGA infrastructure.
  • Provide technical leadership and mentorship to junior engineers while influencing strategic program direction.
  • Act as the technical liaison between engineering and operations to ensure seamless hardware integration.


Key Requirements:

  • MS in Electrical Engineering, Computer Engineering, or a related field.
  • 10+ years of hands-on experience in FPGA architecture and development (Xilinx, Intel/Altera).
  • Deep expertise in Verilog/VHDL, simulation tools (ModelSim, Vivado), and scripting (Python, TCL).
  • Proven track record in designing systems with low jitter, low phase noise, and high signal fidelity.
  • Strong knowledge of timing analysis, clock domain crossing, and high-speed interfaces (PCIe, DDR, SERDES).


Keywords: Principal FPGA Engineer / FPGA Architect / RTL Design / SystemVerilog / Xilinx / Vivado / Low Phase Noise / Low Jitter / Timing Analysis / PCIe / SERDES / MEMS / Signal Integrity / Python / TCL / Hardware Validation


If you are interested in this Principal FPGA Design Engineer position, please send a copy of your CV to ts@eu-recruit.com


By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice https://eu-recruit.com/wp-content/uploads/2024/07/European-Tech-Recruit-Privacy-Notice-2024.pdf


Similar Jobs

Explore other opportunities that match your interests

Visa Sponsorship Relocation Remote
Job Type Full-time
Experience Level Internship

delft university of technology

Netherlands

PhD Researcher in Climate-Resilient Historic Urban Landscapes

Programming
โ€ข
23m ago

Premium Job

Sign up is free! Login or Sign up to view full details.

โ€ขโ€ขโ€ขโ€ขโ€ขโ€ข โ€ขโ€ขโ€ขโ€ขโ€ขโ€ข โ€ขโ€ขโ€ขโ€ขโ€ขโ€ข
Job Type โ€ขโ€ขโ€ขโ€ขโ€ขโ€ข
Experience Level โ€ขโ€ขโ€ขโ€ขโ€ขโ€ข

delft university of technology

Netherlands
Visa Sponsorship Relocation Remote
Job Type Full-time
Experience Level Internship

delft university of technology

Netherlands

Subscribe our newsletter

New Things Will Always Update Regularly